# ! 1 - Background FPGAs – reprogrammable hardware **E** XILINX CAD routing Make the fastest legal circuit possible

#### 2 - Problem


Routing is too slow – commercial tools demonstrate it can be done faster.

## Speeding up Router for FPGA CAD

Sheng (Johnson) Zhong

### 4 - Hypothesis


Speed up can be achieved by reusing previous iteration's routing – iterative rerouting




### 6 – Conclusion and future work

- Reduce by reuse
- More effective with larger sized circuit
- Threshold provides stability
- Source-to-sink binning to geometrically limit the nodes looked at

Figure 6. Total route time spent on small circuits for different iterative rerouting thresholds.





low stress routing ——high stress routing



